
TU-ART Digital Interface



© Copyright 1978. All Rights Reserved.



Table of Contents

INTRODUCTION 1 Definitions 1 Switch Selectable Options 1 Dip Switch Settings (Figure 1) 2 Interrupt Priority Chain 3 Status Bit Selection 3 Interface Options 4 Summary of Data And Control Port Addresses (Figure 2) 5
REGISTER DESCRIPTION .6 Status .6 Baud Rate .7 Receiver Data .7 Transmitter Data .7 Command Register .7 Interrupt Address .8 Interrupt Mask .8 Parallel Input .8 Parallel Output .8 Timers .9 Summary Of Register Formats (Figure 3) .9
INTERRUPT OPERATION 10 Operation Using Z-8Ø Mode Interrupts 10 Z-8Ø (Mode 2) Response (Table 1) 10 Operation Using 8Ø8Ø Mode Interrupts 11 8Ø8Ø (Mode Ø) Response (Table 2) 11
CONNECTING THE TU-ART TO I/O DEVICES 13 Parallel Ports 13 Parallel Port Timing (Figure 4) 13 Block Input (Figure 5) 14 Block Output (Figure 6) 15 J2 Parallel A (Table 3) 16 J3 Parallel B (Table 4) 17 Serial Ports 18 J4 Serial A (Table 5) 18 J5 Serial B (Table 6) 19 Cable Connection (Figure 7) 20 Terminal to TU-ART Cable (Figure 8) 21 Originate Mode Modification 22 Spare RS232 Drivers And Receivers 22
PROGRAMMING EXAMPLES 23 1-Second Metronome 23 Initialization Subroutine 24 Character Output Subroutine 25 Character Input Subroutine 25 "Echo" Program 26

Table of Contents

TU-ART KIT ASSEMBLY INFORMATION
PARTS LIST
PARTS LOCATION DIAGRAM
THEORY OF OPERATION 30 Introduction 30 Power Supply 30 Crystal Controlled Clock 30 Clock Waveforms (Figure 9) 31 Address Select 32 Function Decode 32 State Sequencer 32 Status Strobe 32 State Sequencer Timing (Figure 10) 33 Bus Multiplexers 34 Serial Interface 34 Parallel Interface 34 Priority Chain 34 Bus Signal Flow (Figure 11) 35
APPLICATION NOTES
ASCII CHARACTER CODES
"Schematic Diagram Included"

Introduction

The Cromemco TU-ART (Twin Universal Asynchronous Receiver and Transmitter) provides two channels of duplex serial data exchange; two channels of parallel data exchange; and ten interval timers. Status information is available through polling or by interrupt. In addition, each interval timer activates

an interrupt and two interrupt request lines are brought out for the user. The TU-ART has its own crystal-controlled clock and interfaces to the S-100 bus asynchronously so that CPU clock frequency is not critical. The TU-ART incorporates two TMS 5501 Nmos I/O Controller chips.

Definitions

Throughout this manual the two TMS 5501 chips will be referred to as "Device A" and "Device B." Device A (IC 4) is the leftmost chip. Device B (IC 5) is the rightmost chip. Device A is nearer the heat

sink and drives serial connector J4 and parallel connector J2. Device B is located to the right of Device A and drives serial connector J5 and parallel connector J3.

Switch Selectable Options

Device A Address

The base address of the ports associated with Device A is set with positions 6-3 of the DIP switch which determine the A7, A6, A5, and A4 of the I/O address. Setting a switch "on" conditions the TU-ART to respond to a "Ø" in that address bit. Bits A7, A6, and A5 also control D7, D6, and D5 of the TU-ART's Z-8Ø mode 2 Interrupt Acknowledge Response vector. Address bits A3, A2, A1, and AØ are decoded to select which control or data port is being accessed (see Figure 2).

Device B Address

The base address of the ports associated with Device B is set with positions 10-7 of the DIP switch

which determine the A7, A6, A5, and A4 of the I/O address. Setting a switch "on" conditions the TU-ART to respond to a " \emptyset " in that address bit.

Interrupt Mode

When this switch (position 1) is on, the TU-ART operates in the 8080 interrupt mode: one of eight "Restart" instructions is gated to the data bus during an Interrupt Acknowledge cycle. Since the TU-ART can interrupt from one of 16 different sources, it is necessary to poll the devices if the TU-ART is in 8080 mode (see "Operation Using 8080 Mode Interrupts").

When switch position 1 is off, the TU-ART responds in Z-80 mode 2. In this mode, the TU-ART supplies a byte to the data bus during Interrupt Acknowledge

that is used as the lower eight bits of a memory address. The Z-8Ø supplies the upper eight bits from the I register and automatically reads the corresponding memory location, as well as the next location, to find the starting location of an interrupt routine. (Refer to "Operation Using Z-8Ø Interrupts" and/or the Z-8Ø CPU Reference manual for details.)

Normal/Reverse Address

When this switch (position 2) is on, it allows Device A and Device B to swap base addresses by means of an output to one of the parallel ports (Software Address-Reverse). This allows either Device A or Device B to be driven by a software driver whose port assignments are frozen in memory. Setting the switch "on" connects the msb of Device A's parallel output port to the Reverse Address control so that addresses

may be flipped under software control. To flip addresses, output a byte with D7 high to Device A's parallel output port. To return to normal addressing, output a byte with D7 low to Device B's parallel output port. When switch position 2 is off, the Address Reverse switch is disconnected from the parallel port.

The Address Reverse signal is brought out to pin 1 of J2 and J3. When the Address Reverse switch is on, pin 1 will show the state of the TU-ART:

Pin 1 = Ø means Reverse Mode, Pin 1 = 1 means Normal Mode.

of Device A's parallel port.

When the Address Reverse switch is off, pin 1 of J2 or J3 may be grounded externally to place the TU-ART in reverse Mode (Hardware Address-Reverse). Do not ground pin 1 of J2 or J3 while the Reverse Address switch is on as this will conflict with operation

Figure 1 Dip Switch Settings

Switch	Off	On
1	IM2 (Z-8Ø Interrupts)	IMØ (8Ø8Ø Interrupts)
2	Hardware Address-Reverse	Software Address-Reverse
3	A4 = 1, Device A	A4 = Ø, Device A
4	A5 = 1, Device A	A5 = Ø, Device A
5	A6 = 1, Device A	A6 = Ø, Device A
6	A7 = 1, Device A	A7 = Ø, Device A
7	A4 = 1, Device B	A4 = Ø, Device B
8	A5 = 1, Device B	A5 = Ø, Device B
9	A6 = 1, Device B	A6 = Ø, Device B
10	A7 = 1, Device B	A7 = Ø, Device B

Caution: Base addresses ØØ, 3ØH, 4ØH and 5ØH are already used by Cromemco's 4FDC floppy disc controller, bank-selectable memory, and the PRI printer interface, respectively.



Interrupt Priority Chain

When more than one TU-ART is used in a system, it is necessary to coordinate the Interrupt Responses in order to prevent bus conflict during Interrupt Acknowledge cycles. This is done by first connecting J1 PRIORITY OUT from the highest priority TU-ART to J1 PRIORITY IN of the next highest priority TU-

ART, then connecting J1 PRIORITY OUT of the second TU-ART to J1 PRIORITY IN of the next TU-ART, and so on until all TU-ARTs are connected. The J1 PRIORITY IN pin of the highest priority board is left unconnected. Device A is internally prioritized over Device B on each TU-ART.

Status Bit Selection

The connection of status flag bits to data bits is done on the PC board at the location of the status socket below J3. Cromemco software conventions assign D6=Receiver Data Available (RDA), and D7=Transmitter Buffer Empty (TBE). For specialized assignments (like more than one bit per flag) see the following "Status Socket" section.

Status Socket

The status flag bits available on input port \emptyset are connected to the data bits by foil traces in the "status" socket located between IC's 8 and 9.

The flag assignment used by all Cromemco software is discussed in the section entitled "Register Description."

If necessary, the flags may be assigned to different data bits. This may be most easily done as follows:

1. (Notice that the flags are arranged along the left row of pads and that the data bits are arranged along the right side row of pads. Note also that only those 8 traces connecting the right and left pads are not covered by the solder mask. There are 5 traces which pass through this area which are covered.

- Use a razor blade or similarly sharp knife to cut all 8 of the traces connecting the left and right rows of pads. Be very careful not to cut the traces which are covered by the solder mask.
- 3. Install and solder a 16 pin IC socket in the 2 rows of pads.
- 4. Install a 16 pin "component header" in the socket.
- 5. Using small (24 or 28 Awg) insulated wire connect the flags (on the left) to the desired data bits (on the right) on the component header.
- 6. The component header is now a "plug" for your particular flag assignment. Several different flag assignment "plugs" can be prepared in the same manner and used at different times to suit the requirements of the software being executed.

Any given flag may be assigned to more than one data bit. However, each data bit can have only one flag assigned to it.



Interface Options

TTY 20 mA

To drive a Teletype, the following connections should be made (at J4 or J5 for Device A or B respectively):

Pin 25 Return current from printer (ASR-33 pin 6)

Pin 17 Current into keyboard (ASR-33 pin 4)

Pin 24 Return current from keyboard (ASR-33 pin 3).

RS/232C

An RS232 terminal (such as a CRT) may be plugged into an interface cable directly out of J4 or J5. The TU-ART assumes the role of data-set (computer) in this case. See Figure 8: Terminal to TU-ART Cable for this connection.

Parallel I/0

The parallel port output drivers may be tristated by grounding pin 8 of the parallel port (J2, J3). A bidirectional bus may be implemented by simply wiring the input and output lines together and using pin 8 to control the direction of data flow. Pin 8 low implies data input to the TU-ART and pin 8 high implies data output from the TU-ART.



Figure 2 Summary Of Data And Control Port Addresses

OFFSET	A7 A6 A5 A4	A3	A2	Α1	ΑØ	FUNCTION
Ø		Ø	Ø	Ø	Ø	IN Device A status register
Ø		Ø	Ø	Ø	Ø	OUT Device A baud rate register
1		Ø	Ø	Ø	1	IN Device A receiver data register
1	at	Ø	Ø	Ø	1	OUT Device A transmitter data register
2	ch sss'	Ø	Ø	1	Ø	OUT Device A command register
3	vita	Ø	Ø	1	1	IN Device A interrupt address register
3	Set by DIP switch at "A Base Address"	Ø	Ø	1	1	OUT Device A interrupt mask register
4	OIF se /	Ø	1	Ø	Ø	IN Device A parallel port
4	Bag	Ø	1	Ø	Ø	OUT Device A parallel port
5	ک کے	Ø	1	Ø	1	OUT Device A timer 1
6	Se	Ø	1	1	Ø	OUT Device A timer 2
7		Ø	1	1	1	OUT Device A timer 3
8		1	Ø	Ø	Ø	OUT Device A timer 4
9		1	Ø	Ø	1	OUT Device A timer 5
Ø		Ø	Ø	Ø	Ø	IN Device B status register
Ø		Ø	Ø	Ø	Ø	OUT Device B baud rate register
1		Ø	Ø	Ø	1	IN Device B receiver data register
1	at ,	Ø	Ø	Ø	1	OUT Device B transmitter data register
2	y DIP switch a Base Address''	Ø	Ø	1	Ø	OUT Device B command register
3	wi	Ø	Ø	1	1	IN Device B interrupt address register
3	P s	Ø	Ø	1	1	OUT Device B interrupt mask register
4	DI	Ø	1	Ø	Ø	IN Device B parallel port
4	Set by DIP switch at "B Base Address"	Ø	1	Ø	Ø	OUT Device B parallel port
5	et b "B	Ø	1	Ø	1	OUT Device B timer 1
6	S	Ø	1	1	Ø	OUT Device B timer 2
7		Ø	1	1	1	OUT Device B timer 3
8		1	Ø	Ø	Ø	OUT Device B timer 4
9		1	Ø	Ø	1	OUT Device B timer 5

NOTES


All unassigned ports are free for system use (IN #2, OUTs #5-9. INs and OUTs #10-15).

If Device A and Device B are set to the same base address, Device A will override.

Device A (IC 4) is located leftmost.

Device B is IC 5.

Register Description



Summary of Register Formats for TU-ART, Each Device, for a summary.

Offset IN/OUT Description

Ø IN Status Register

Bit assignment by PC Board traces.

D7	D6	D5	D4	D3	D2	D1	DØ
Transmit Buffer Empty	Read Data Avail.	Int. Pend- ing	Start Bit Detect	Full Bit Detect	Ser- ial Rcv	Over- run Error	Frame Error

The functions of these flags are indicated in the following sections.

D7 Transmitter Buffer Empty (TBE)

A high in bit 7 indicates that the transmitter data buffer is ready to accept a new byte. TBE goes high as soon as the serial transmitter begins to send the byte currently in the buffer. Since the transmitter is "double-buffered," the user may respond to the TBE signal and load the buffer even before the previous byte has been totally transmitted. TBE also activates interrupt request 5. TBE is cleared when the buffer is loaded and is set by the RESET command.

D6 Receiver Data Available (RDA)

A high in bit 6 indicates that a byte of data is available from the receiver buffer. This flag remains high until the buffer is read. A RESET command clears the flag. If the buffer is not read by the time the next byte from the receiver is ready, the new byte will write over the old byte and the overrun error flag will be set. RDA also activates interrupt request 4.

D5 Interrupt Pending (IPG)

A high in bit 5 indicates that one or more of the eight interrupt request sources has become active. This flag goes high at the same time as the interrupt request pin of the TMS 5501.

D4 Start Bit Detect (SBD)

A high in bit 4 indicates that the serial receiver has detected a start bit. This bit remains high until the full character has been received. SBD is cleared by RESET command. This bit is provided for test purposes.

D3 Full Bit Detect (FBD)

The FBD flag in bit 3 goes high one full bit time after the start bit has been detected. This bit remains high until the full character has been received. FBD is cleared by a RESET command. This bit is provided for test purposes.

D2 Serial Receive (SRV)

A high in bit 2 indicates high level on the serial data input line. A low in bit 2 indicates a low level on the serial data input line. SRV is high when no data is being received. This bit is provided for break detection and for test purposes.

D1 Overrun Error (ORE)

A high in bit 1 indicates that the receiver has loaded the receiver data buffer before the previous contents were read. ORE is cleared after the status port is read or by the RESET command.

DØ Frame Error (FME)

A high in bit Ø indicates an error in one or both of the stop bits which "framed" the last received data byte. FME remains high until a valid character is received.







Loading this register sets the baud rate and stop bits for serial receive and transmit data. Bit assignment is as follows:

D7	D6	D5	D4	D3	D2	D1	DØ
STOP BITS	96ØØ	48ØØ	24ØØ	1200	300	15Ø	11Ø

D7 Stop

A high in bit 7 selects one stop bit for serial receive and transmit data. A low in bit 7 selects two stop bits.

D6-DØ Baud Rate

A high in one of the lower seven bits selects the corresponding baud rate. If more than one bit is high, the highest rate selected will result. If none of the bits are high, the serial transmitter and receiver will be disabled. (For special purposes these baud rates can be octupled—see the description of HBD in the command register.)

1 IN Receiver Data

This register contains an assembled byte of data from the serial receiver.

1 OUT Transmitter Data

This register is loaded with data for the serial transmitter.

2 IN Not Assigned

Reading this port causes no response from the TU-ART. This address is available for other parts of the computer system.

2 OUT Command Register

The format for the command register is as follows:

				latched			
D7	D6	D5	D4	D3	D2	D1	DØ
Not Used				INTA Enable	1	Break	Reset

D5 Test Bit (TB5)

A high in bit 5 disables the internal interrupt priority logic and then enables the internal clock. Thus, the signal on the INT pin of the 55Ø1 becomes a TTL level clock of 1562.5 Hz (12.5 kHz if HBD is high—see "D4 High Baud" below). TB5 should be low for normal operation.

D4 High Baud (HBD)

A high in bit 4 octuples the rate of the internal clock. This causes the interval timers to count eight times faster and the serial data rates to increase eightfold. When bit 4 is high, baud rates up to 76.8k are available for high speed data transfers.

D3 INTA Enable (INE)

A high in bit 3 allows the 5501 to respond to an Interrupt Acknowledge by gating a Restart instruction into the data bus at the correct time and resetting its internal interrupt request latch.

A low in bit 3 prevents the 5501 from detecting an INTA cycle. Bit 3 should be high for normal operation.

D2 RST7 Select (RS7)

A high in bit 2 connects the MSB of the parallel input port to the interrupt request latch for the lowest priority interrupt (interrupt 7). A low-to-high transition on the MSB of the parallel input port (PI7) will activate the interrupt request latch.

A low in bit 2 connects the output of Timer 5 to the interrupt request latch for the lowest priority interrupt (interrupt 7). When the timer count reaches zero, the interrupt request latch will be activated.

D1 Break (BRK)

A high in bit 1 holds the serial transmitter output in the low state (spacing). RES will override (see "DØ Reset" below).

A low in bit 1 allows normal operation. BRK should be low for normal operation.

DØ Reset (RES)

A high in bit Ø causes the following actions:

a) The Serial Receiver goes into search mode;

RDA, SBD, FBD, and ORE are set to zero. The contents of the receiver buffer are not affected.

- b) The Serial transmitter output is set high (marking). If DØ and D1 are both high, the RES function will override. RES sets TBE high.
- c) The interrupt register is cleared except for the TBE interrupt request which is set high.
- d) The interval timers are cleared.

RES is not latched.

Ø3 IN Interrupt Address

This register contains the encoded address of the highest priority interrupt currently requesting service. This address is identical to the "Restart" instruction op-code for the interrupt acknowledge. Thus, the register contents may be (in order of service priority):

HEX	SOURCE
C7 CF D7 DF E7 EF F7	Timer 1 Timer 2 Sens Timer 3 Receiver Data Available Transmitter Buffer Supply Timer 4 Timer 5 or PI7

This register is provided for servicing interrupts via polling. After the register is read, the corresponding bit in the interrupt request register is reset. If the register is read when no interrupt is pending, it will read ØFFH.

Ø3 OUT Interrupt Mask

D7	D6	D5	D4	D3	D2	D1	DØ
Timer5 P17	Timer4	TBE	RDA	Timer3	Sens	Timer2	Timer1

The contents of this register are logically "And"-ed with output from the interrupt request register on the 55Ø1. A high bit in the interrupt mask allows the corresponding request to pass on into the priority encoder. A low bit in the interrupt mask inhibits the corresponding interrupt from passing any further. Since the interrupt requests are latched independently of the state of the mask, an interrupt may be requested while the mask bit is low. The request will be retained until the mask is changed and the request allowed to pass on (assuming no RES command in the interim).

Ø4 IN Parallel Input

This register contains the data presented at J2 (Device A) or at J3 (Device B). The input data must be stable 75 ns after Input Strobe goes low. The peripheral supplying data to the TU-ART can indicate data available by activating the SENS line (or by raising the MSB of the parallel input if the RS7 bit in the command register is high).

When using Z-8Ø block input commands, it is not necessary to supply data at full speed. The input peripheral should simply pull down the WAIT line (pin 21 of J1 or J3) whenever Input Strobe goes low and should not let WAIT go high until the next byte is presented to the TU-ART. (The TU-ART will not read this byte until Input Strobe goes low again.)



Ø4 OUT Parallel Output

This register contains the data which drives the parallel output buffers. The output data is guaranteed stable 1.45 μ sec after the falling edge of Output Strobe. The TTL output buffers which drive J2 (Device A) and J3 (Device B) may be put in a high-impedance state by pulling down on Disable (pin 8).

When using the Z-80 block output commands, it is not necessary to receive data at full speed. The output peripheral should simply pull down the WAIT line (pin 21 of J2 or J3) whenever Output Strobe goes low and not let WAIT go high until the output peripheral has had time to "digest" the data.

Ø5 IN Not Connected

Addressing this port causes no response from the TU-ART. This address is available for use by other parts of the computer system.



Ø5 OUT Timer 1

This register contains the count used to start Timer 1. This count is decremented by 1 every 64 μ seconds after initial loading. When the count reaches zero, bit \emptyset of the interrupt request register is set and the timer disabled. Since the maximum count is 255, the longest interval is 255x64 μ sec. = 16.32 msec. Accuracy is plus \emptyset and minus 64 μ sec. Loading a count of zero causes an immediate interrupt request to the interrupt request register. Loading a new count while the timer is counting reinitializes the timer without an interrupt request. If HBD is high in the command register, the timers will count 8 times as fast.

Ø6 IN Not Connected

Same as Input Ø5.

Ø6 OUT Timer 2

Operates in the same fashion as Timer 1.

Ø7 IN Not Connected

Same as Input Ø5.

Ø7 OUT Timer 3

Operates in the same fashion as Timer 1.

Ø8 IN Not Connected

Same as Input Ø5.

Ø8 OUT Timer 4

Operates in the same fashion as Timer 1.

Ø9 IN Not Connected

Same as Input Ø5.

Ø9 OUT Timer 5

Operates in the same fashion as Timer 1.

ØAH - ØFFH IN And OUT Not Connected

Same as Input Ø5.

Figure 3 Summary Of Register Formats For TU-ART, Each Device

OFFSET	FUNCTION	D7	D6	D5	D4	D3	D2	D1	DØ	REF. PAGE
Ø	IN STATUS	TBE	RDA	IPG	SBD	FBD	SRV	ORE	FME	6
Ø	OUT STATUS	STOP	9600	48ØØ	2400	1200	300	15Ø	11Ø	7
1	IN SERIAL	MSB	Direct	ion of sl	hift —				LSB	7
1	OUT SERIAL	MSB	Direct	ion of sl	hift —				LSB	7
2	OUT COMMAND)		TB5	HBD	INE	RS7	BRK	RES	7-8
3	IN INT ADDR	1	1	14*	12*	IØ*	1	1	1	8
3	OUT INT MASK	T5/P17	T4	TBE	RDA	T3	SENS	T2	T1	8
4	IN PARALLEI	_ MSB							LSB	8
4	OUT PARALLEI	_ MSB							LSB	8
5-9	OUT Timer 1-5	MSB (E	Delay=cou	nt x 64	μsec, ΗΕ	3D=0)				9
		([elay=cour	ntx 8,	usec, Η[)B=1)				

14	12	ΙØ	Source of Interrupt
Ø	Ø	Ø	Timer 1
Ø	Ø	1	Timer 2
Ø	1	Ø	SENS
Ø	1	1	Timer 3
1	Ø	Ø	RDA
1	Ø	1	TBE
1	1	Ø	Timer 4
1	1	1	Timer 5/P17



Interrupt Operation

The TU-ART offers sophisticated interrupt capabilities, including on-board priority encoding, interrupt generation, interrupt acknowledgment, and daisy chain expandability. These features, in conjunction with the Cromemco 4 MHz Z-8Ø processor, make very high throughput possible.

IMPORTANT

Both channels of the TU-ART must be properly initialized. An uninitialized TU-ART may generate spurious interrupts! Further, the rest of the system must be interrupt compatible (all Cromemco boards are, although the 8K Bytesaver requires the interrupt modification shown on the 8K Bytesaver schematic).

A description of interrupt operation follows for both the Z-80 and 8080 type interrupt modes.

Operation Using Z80 Interrupts

When the TU-ART is used with the Cromemco ZPU, all 16 of the possible interrupt sources on the TU-ART can generate a unique response without the need for chaining the interrupt requests and polling the responses. This means fast response from interrupt request to service routine and, when coupled with the 4MHz Z-8Ø, an extremely powerful realtime system can be implemented.

A "high priority" interrupt request is one which takes precedence over lower priority requests. This is shown in the following table where the interrupts serviced first are at the top.

It is, of course, possible to use the interrupt mask of each Device to selectively enable and disable the sources of interrupts (see the description of the operation of output port 3). Remember that the INE bit in the status register must be high for correct operation of Interrupt Acknowledge cycles. Also, be

Table 1 Z80 (Mode 2) Response

Priority		Z	TU-A -8Ø IN						Source of Interrupt
	D7	D6	D5	D4	D3	D2	D1	DØ	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Set By Device A Adr. A7	Set By Device A Adr. A6	Set By Device A Adr. A5	Ø Ø Ø Ø Ø Ø Ø 1 1 1 1 1 1 1 1 1 1 1 1	Ø Ø Ø Ø 1 1 1 0 Ø Ø Ø 1 1 1 1 1	Ø Ø 1 1 Ø Ø 1 1 Ø Ø 1 1	Ø 1 Ø 1 Ø 1 Ø 1 Ø 1 Ø 1	000000000000000000000000000000000000000	Device A, Timer 1 Device A, Timer 2 Device A, SENSA Device A, Timer 3 Device A, RDA Device A, TBE Device A, Timer 4 Device A, Timer 5 (PI7) Device B, Timer 1 Device B, Timer 2 Device B, SENSB Device B, Timer 3 Device B, RDA Device B, TBE Device B, Timer 4 Device B, Timer 4 Device B, Timer 5

sure that the Z-80 has executed the interrupt mode setting command ØED5EH ("IM2") and the interrupt enable command ØFBH ("EI"). A Reset input to the Z-80 will necessitate both of these operations.

Assuming that both the Z-8Ø and the TU-ART have been initialized, the sequence following reception of a byte of serial data at Device B would be as follows:

- a) The assembled byte is loaded into the receiver data buffer.
- b) The RDA status bit is set and the interrupt request register (bit 3) is set.
- c) If bit 3 of the interrupt mask of the Device in question is a one, the request passes on to the priority encoder. If bit 3 is a zero, no further action occurs until the mask is changed.
- d) The priority encoder compares all incoming interrupt requests and sets its output to the value of the highest priority incoming interrupt. Thus, since Device B receives the serial data byte in our example; the priority encoder will set its output to "priority 3" if Timers 1, 2, 3, and SENSB from Device B are inactive or masked out.
- e) Device B's INT pin goes high, which in turn pulls PINT on the S-100 bus.
- f) The Z-8Ø checks the interrupt line at the end of the current instruction, and finding the line active, goes into an Interrupt Acknowledge (INTA) cycle.
- g) The occurrence of the INTA cycle is detected

by the TU-ART which then transmits PRIORITY OUT = Ø to connector J1. This temporarily disables Interrupt Acknowledge from lower priority boards. If no board with higher priority is holding down PRIORITY IN, and if Device A has no interrupt pending, then Device B gates onto the data bus the proper Z-8Ø INTA response vector. In this example, Device B would place on the data bus 18H (logically "OR"ed with A7, A6, A5 Ø Ø Ø Ø Ø from Device A's Base Address). The corresponding bit in the interrupt request latch is reset.

h) The Z-80 reads the INTA response byte and appends it to the byte in the I register. This then forms a sixteen bit address which points to the first of two sequential bytes in memory which in turn designate the actual starting address of the service routine. The CPU automatically executes a CALL to the starting address.

Operation Using 8080 Mode Interrupts

When the TU-ART is used with 8080 processors, it is necessary to "chain" Device B through the SENS input on Device A. This requires one of the eight 8080 INTA responses, RST2 (0D7H), to be serviced by a routine which polls the status and interrupt address registers of Device B. The remaining seven 8080 INTA responses are serviced immediately. The resulting priority assignment is as follows:

Table 2 8080 (Mode 0) Response

Priority	TU-ART's (Hex) 8080 INTA Response	Souce of Interrupt
15 14 13 12 11 10 9 8 7 6 5 4 3 2	C7 (RSTØ) CF (RST1) D7 (RST2) " " " " " DF (RST3) E7 (RST4) EF (RST5)	Device A, Timer 1 Device A, Timer 2 Device B, Timer 1 "Timer 2 "SENSB "Timer 3 "RDA "TBE "Timer 4 "Timer 5 (PI7) "SENSA Device A, Timer 3 "RDA "TBE
ø	F7 (RST6) FF (RST7)	" Timer 5 (PI7)

TU-ART Digital Interface

It is, of course, possible to use the interrupt mask of each Device to selectively enable and disable the sources of interrupts (see the description of output port 3).

It is not necessary to reset the INE status bit of Device B to zero even though Device B can never respond directly to an Interrupt Acknowledge (INTA) cycle. The INTA status information is not fed to Device B if 8080 mode INTA has been selected on the Option DIP Switch. Therefore, the 5501 never attempts to drive the bus during INTA.

No wiring changes are necessary to disconnect the INT pin of Device B from the PINT driver and to connect it to the Device A SENS pin. All this is done automatically when 8080 mode INTA has been selected on the Option DIP Switch. Note that SENSA at J1 is still connected. Pulling this line down will generate an interrupt request. The 8080 must execute the EI instruction (0FBH) after resets or interrupts before an interrupt may take place.

For the 8080, the sequence of events corresponding to Device B receiving a byte of serial data are as follows:

- a) The assembled byte is loaded into the receiver data buffer.
- b) The RDA status bit is set, the interrupt request register bit 3 is set, and the IPG status bit is set in the device which received the character (Device B in this example).
- c) If bit 3 of the interrupt mask of the device in question is a one, the interrupt request passes on to the priority encoder. If bit 3 is a zero, no further action occurs until the mask is changed.
- d) The priority encoder compares all incoming interrupt requests and sets its output to the value of the highest priority incoming interrupt. Thus, if Device B received the serial data byte in our example, the priority encoder will set its output to priority three if and only if Device B's Timers 1, 2, and 3 and SENSB are inactive or masked out.
- e) Device B's INT pin goes high which in turn activates the SENS pin of Device A.
- f) If bit 2 of Device A's interrupt mask is a one, the interrupt request will pass on to the priority

encoder. If bit 2 is a zero, no further action occurs until the mask is changed.

- g) The priority encoder in Device A compares all incoming interrupt requests and sets its output to the value of the highest priority incoming interrupt. In our example, the interrupt from Device B activates the SENS input at Device A. This interrupt will have top priority if and only if Device A's Timers 1 and 2 are inactive or masked out.
- h) Device A's INT pin goes high which in turn pulls down PINT on the S-100 bus.
- The 8080 checks the interrupt line at the end of the current instruction and, finding it active, goes into an Interrupt Acknowledge (INTA) cycle.
- the TU-ART which then transmits PRIORITY OUT = Ø to J1. This temporarily disables Interrupt Acknowledge from lower priority boards. If no board with high priority is holding down PRIORITY IN, Device A will gate an 8080 INTA response onto the bus. In this example, Device A would place on the data bus D7H (RST2). The corresponding bit in Device A's interrupt request register is reset.
- k) The 8080 reads the INTA response byte and performs a CALL to location 10H.
- 1) The service routine located at starting location 10H, reads the status register of Device B. If IPG is zero, no interrupts are pending in Device B so that the interrupt request must have originated from the SENSA line. The service routine branches to the appropriate subroutine.

If IPG is one, Device B has an interrupt pending which must be serviced. The source of the interrupt is determined by reading Device B's Interrupt Address register. In our example, the Interrupt Address register would contain E7H. When this byte is read, the corresponding bit of the interrupt request register will be reset. The service routine has now determined the true cause of the interrupt and branches to the appropriate subroutine.



Connecting The TU-ART To I/O Devices

Parallel Ports

Each device has an 8-bit output port and an 8-bit input port with TTL buffering. The I/O connectors J2 and J3 provide these signals, along with several control lines. A full listing of these lines and their pin assignments is given in Tables 3 and 4.

Figure 4 shown the timing of the TU-ART's parallel ports. Notice that Input Strobe (ISB) is low while the TU-ART is reading the parallel port and therefore data must be stable. Data should become stable no later

than 75 nanoseconds after $\overline{\mathsf{ISB}}$ goes low and should be held stable for at least 40 nanoseconds after $\overline{\mathsf{ISB}}$ goes high.

Output Strobe (OSB) goes low while the TU-ART is loading a byte from the S-100 bus. There is an additional delay of up to 450 nanoseconds inside the TMS 5501 IC, so data becomes available at J2 or J3 a maximum of 450 nanoseconds after OSB goes high.

Figures 5 and 6 show suggested circuits for block-mode transfers. In these schemes, the peripheral requests service from the processor and holds down the "ready" (Wait) lines between bytes.

Figure 4 Parallel Port Timing






Figure 5 Suggested Block Input Circuit











Figure 6 Suggested Block Output Circuit









Table 3 J2 Parallel A

Pin	Name	Signal Direction	Voltage Level	Function
1	Invert	Input	TTL	Used for normal/reverse address switching. See discussion under ''Switch Selectable Options.''
2	Input Strobe A	Output	TTL	When active indicated that the data present on input bits Ø-7 is being sampled.
3 4 5 6 7 8	Vcc Bit 6 Bit 4 Bit 2 Bit Ø Disable	Output Input Input Input Input Input	+5V TTL TTL TTL TTL TTL	Turns the output drivers for the parallel output bits off.
9	Output Strobe	Output	TTL	Indicates that data is present on parallel output bits Ø-7.
10 11 12 13 14 15	Bit 6 Bit 4 Bit 2 Bit Ø Signal Ground SENS A	Output Output Output Output Output Output Input	TTL TTL TTL TTL ØV TTL	Interrupt request, input to IC 4 55Ø1 (A)
16 17 18 19 20	Bit 7 Bit 5 Bit 3 Bit 1 NMI	Input Input Input Input Input	TTL TTL TTL TTL TTL	Non maskable interrupt. This pin is tied directly to pin 12 of the S-100 bus. Consult the Z-80 manual for use. Only usable with the Cromemco ZPU card.
21	Wait	Input	TTL	This pin is tied directly to pin 72 (PRDY) of the S-100 bus. Stops the CPU when active.
22 23 24 25	Bit 7 Bit 5 Bit 3 Bit 1	Output Output Output Output	TTL TTL TTL TTL	






Table 4 J3 Parallel B

		Signal	Voltage	
Pin	Name	Direction	Level	Function
1	Invert	Input	TTL	Used for normal/reverse address switching. See discussion under "Switch Selectable Options."
2	Input Strobe B	Output	TTL	When active indicates that the data present on input bits Ø-7 is being sampled.
3 4 5 6 7 8	Vcc Bit 6 Bit 4 Bit 2 Bit Ø Disable	Output Input Input Input Input Input	+5V TTL TTL TTL TTL	Turns the output drivers for the parallel output bits off.
9	Output Strobe	Output	TTL	Indicates that data is present on parallel output bits Ø-7.
10 11 12 13 14 15	Bit 6 Bit 4 Bit 2 Bit Ø Signal Ground SENS B	Output Output Output Output Output Input	TTL TTL TTL TTL ØV TTL	Interrupt request, input to IC 5 55Ø1 (B).
16 17 18 19 20	Bit 7 Bit 5 Bit 3 Bit 1 PRESET	Input Input Input Input Input	TTL TTL TTL TTL TTL	Preset. This pin is tied directly to pin 75 of the S-100 bus. Consult the Z-80 manual for use. Only usable with the Cromemco ZPU card.
21	Wait	Input	TTL	This pin is tied directly to pin 72 (PRDY) of the S-100 bus. Stops the CPU when active.
22 23 24 25	Bit 7 Bit 5 Bit 3 Bit 1	Output Output Output Output	TTL TTL TTL	



Serial Ports

Each device has a bidirectional serial port with RS-232 and current loop buffering. The I/O connectors J4 and J5 provide these signals, along with

several control lines. A full listing of these lines and their pin assignments is given in Tables 5 and 6.

Figure 7 shows how flat wire cables should be connected to the TU-ART. Figure 8 shows a suggested wiring diagram.

Table 5 J4 Serial A


Pin	Name	Signal Direction	Voltage Level	Function
1	FRAME GROUND			Not connected on PC board. This pin should be tied to the chassis at the back panel if an RS232 terminal is being used.
2	INPUT A	Input	±12V	RS232 data input.
3	OUT A	Output	±12V	RS232 data output.
4	NC			
5	NC			
6	DSR	Output	+12V	RS232 data set ready. Tied to +12V through 1.5k (R5) on the PC board.
7	SIGNAL GND		ØV	RS232 signal ground
8	СТЅ	Output	+12V	RS232 clear to send. Tied to +12V through 1.5k (R4) on PC board.
9-16	NC			
25	TTY OUT A	Output		Data output current loop – (current sink)
23	TTY OUT A	Output	+12V	Data output current loop + (current source)
17	TTY IN A	Input	+12V	Data input current loop + (current source)
24	TTY IN A	Input	-5V	Data input current loop – (current sink)
18-22	NC			(carrent sink)
25-26	NC			




Table 6 J5 Serial B

Pin	Name	Signal Direction	Voltage Level	Function
1	FRAME GROUND			Not connected on PC board. This pin should be tied to the chassis at the back panel if an RS232 terminal is being used.
2	INPUT B	Input	±12V	RS232 data input.
3	OUT B	Output	±12V	RS232 data output.
4	NC			
5	NC			,
6	DSR	Output	+12V	RS232 data set ready. Tied to +12V through 1.5k (R5) on PC board.
7	SIGNAL GND	~	ØV	RS232 signal ground.
8	СТЅ	Output	+12V	RS232 clear to send. Tied to +12V through 1.5k (R4) on PC board.
9-16	NC			
25	TTY OUT B	Output		Data output current loop – (current sink)
23	TTY OUT B	Output	+12V	Data output current loop + (current source)
17	TTY IN B	Input	+12V	Data input current loop + (current source)
24	TTY IN B	Input	-5V	Data input current loop – (current sink)
18-22	NC			(Guiletti Silik)
25-26	NC			

Figure 7 Cable Connection







This is a diagram of the cable required to connect a serial RS-232 I/O device (such as a CRT terminal) from the DB 25-S socket of the TU-ART cable (model TRT-CBL) to the DB 25-S connector of the RS-232 device.

The jumper connection between pins 4, 5, 6, 8 and 20 may not be required since some terminals have internal pullups on these lines.

Originate Mode Modification

The TU-ART is factory wired for answer mode on both A and B serial I/O channels. This means that RS232 serial data is **input to** the TU-ART on J4 pin 3 (Channel A) or J5 pin 3 (Channel B), and that serial data is **output from** the TU-ART on J4 pin 2 (Channel A) or J5 pin 2 (Channel B).

The TU-ART can be configured for originate mode (that is, assume the role of terminal) by reversing the direction of data flow on pins 2 and 3 of J4 and/or J5. Pads have been provided in the area between J4 and J5 for doing this. The modification can be made to either or both channels.

Note that there are two vertical rows of pads. Those closest to J4 are labeled A and affect Channel A only while those closest to J5 are labeled B and affect Channel B only.

The uppermost pad is connected to pin 2 of the DB-25 connector and is also connected by a short foil trace on the solder side of the board to the bottom pad. The bottom pad is connected to a data receiver (IC 9). The pad second from the top is connected to pin 3 of the DB-25 connector and is also connected by a short foil trace on the solder side to the pad third from the top. The pad third from the top (labeled "in") is connected to a data driver (IC 11).

To modify the board for originate mode, proceed as follows (the modification is the same for both channels):

- 1. Cut the trace connecting the top and bottom pads on the solder side. (For Channel A be certain to cut the trace between 2 pads and not the trace between the bottom pad and IC 9 Pin 4.)
- 2. Cut the trace between the pad second from the top and the pad third from the top.
- 3. Connect a jumper from the bottom pad (out) to the pad second from the top.
- 4. Connect a jumper from the pad third from the top (in) to the top pad.

Spare RS232 Drivers And Receivers

There are two uncommitted sections in IC 9, A 75189 driver. Pads for jumper wires have been provided at pins 1, 2, 3 and at pins 11, 12, 13.

There are two uncommitted sections on IC 11, A 75188 Receiver. Pads have been provided at pins 4, 5, 6 and at pins 8, 9, 10.

These uncommitted sections are shown on the schematic diagram.



Programming Examples

1-SEC Metronome

This program rings the console bell at 1-second intervals using Z8Ø mode interrupts. It is provided as an example of TU-ART operation. It is assumed that the CRT or terminal being used will be connected to serial ports Ø and 1 of the 4FDC and that this program will be loaded and executed from the disk.

0011

Set TU-ART switches 1, 6, 7, and 9 OFF; all other switches on the TU-ART DIP switch should remain ON. This addresses Device B at base port 50H and Device A at base port 80H. Note that Timer 1, Device A is used to generate the interrupt below.

		0014 ;			
~~~		0015 ;			
0000		0016	ORG	100H	
<i>a</i>		0017 ;			
0100	F3	ØØ18 TUART		000	
0101	310003	0019	LD	SP,300H	
0104	3EØØ	0020	LD	A,0	;Select Device A (see
0106	D354	0021	OUT	54H,A	;software ADDR-REVERSE).
0108	3EØ9	0022	LD	A,9	;Reset Device A & enable
Ø1ØA	D382	0023	OUT	82H,A	;interrupt ack response
Ø10C	3EØ1	0024	LD	A,1	;Mask out all interrupts but
Ø1ØE	D383	0025	OUT	83H,A	;those from Timerl, Device A
0110	3EØØ	0026	LD	A,0	;Mask out all interrupts
Ø112	D353	0027	OUT	53H,A	;from Device B.
0114	3EØ2	0028	$\mathtt{L}\mathtt{D}$	A,2	;Select page 2
0116	ED47	0029	LD	I,A	for interrupt vectors.
Ø118	ED5E	0030	IM2		;Interrupt mode 2 (Z80 mode).
Ø11A	CD2801	0031	CALL	INIT	;Initialize the Timer.
		ØØ32 ;			,
					finite loop. Ít could
					ıl program entirely
		0035 ; unr	elated to	the Time	er program.
		ØØ36 ;			
Ø11D	C31D01	ØØ37 HERE:	JP	HERE	
		0038 ;			
			errupt Se	ervice Rou	tine.
		0040 ;			
0120	Ø 5	0041 TIMER		В	
0121	C22AØ1	0042	JP	NZ,TM2	_
0124	3EØ7	0043	LD	A,7	;Outputting 7 (^C) to the
0126	D3Ø1	0044	OUT	1,A	;console will ring the bell.
Ø128	Ø67D	0045 INIT:	LD	B,125	;Multiplier factor.
Ø12A	3E7D	0046 TM2:	LD	A,125	;Count for Timerl.
Ø12C	D385	0047	OUT	85H,A	;(125 * 64 usec = 8 msec).
Ø12E	FB	0048	ΕI		;Enable interrupts before
Ø12F	C9	0049	$\mathtt{RET}$		going to label HERE
		ØØ5Ø ;			
		0051 ;			
0130		ØØ52	ORG	28ØH	
0280	2001	0053	DW	TIMER	;Interrupt vector, Timerl
Ø282	(0000)	ØØ54	END		
Error	S	Ø			



# **Initialization Subroutine**

		0001 0002 0003 0004 0005 0006	; ; ;	TUART PF	ROGRAMMIN	IG EXAMPLES
	(0000) (0050)	0007	ABASE! BBASE:	EQU EQU		;BASE ADDRESS DEVICE B
	(0000)		BAUDA:	EQU	0 C 0 H	\$9600 BAUD, ONE STOP BIT
	(0001)		BAUDES	EQU	1.	\$110 BAUD, TWO STOP BITS
	(0003)		ABDR:	EQU	***	\$BAUD RATE PORT A
	(0053)		BBDR:	EQU		\$BAUD RATE PORT B
	(0009)		RESET:	EQU	9	FRESET+INTA COMMAND
	(0002)		ACMD:	EQU	-	COMMAND PORT A
	(0052)	0.04Z	BCMD:	EQU		COMMAND FORT B
	(0000)	0018	/ MASKA:	eren i	n	* \$100 - 303 60700000000000000000000000000000000
	(0000)		MASKE:	EQU	0	#NO INTERRUPTS FROM A ### ###############################
	(0003)		AMSK:	EQU		INTERRUPT MASK FORT A
	(0053)		BMSK:	EQU		FINTERRUPT MASK PORT B
		$0.024 \\ 0.025$	; ; ;			
		0028	;	EXAMPLE	1 INI	TIALIZATION ROUTINE
		0030 0031 0032 0033 0034 0035	•	SUBROUT		PARAMETERS: NONE CONDITION:TUART INIT'ED
0000		0036	,	ORG	1.000H	
1000	F5		STIGHT:	PUSH	AF	\$SAVE STATE
1001		0038		L.D		GET COMMAND
1003		0.039		OUT	ACMD y A	
1005		0046 0041	÷	OUT	BCMDyA	DEVICE B RESET
1007	3E 0 0	0042		L.D	A # MASKA	FGET INTERRUPT MASK
1009		0043		OUT	AMSKYA	#MASK A SET
1.008		0044		LD	AyMASKB	FGET INTERRUPT MASK
1000		0.045		OUT	BMSK*A	#MASK B SET
,		0046	÷			
100F	3EC0	0047		L.D	A # BAUDA	GET BAUD RATE
1011		0048		OUT	ABDRyA	FRATE A SET
1013		0049		LD		#GET BAUD RATE
	D353	0050		OUT	BBDRyA	FRATE B SET
1017		0051		POP	AF	FRETRIEVE STATE
1018		0052		RET		



# **Character Output Subroutine**

```
0053 3
                    0.054 3
                    0055 $
                    0.056 7
                    0.057 →
                                  EXAMPLE 2 -- SUBROUTINE TO TRANSMIT A CHARACTER
                    0058 $
                    0059 3
                                                 TO DEVICE A
                    0060 3
                                  SUBROUTINE CHAROUT:
                    0061 %
                    0062 3
                                           CALLING PARAMETERS: ASCII CHR. IN REG. A
                    0063 3
                                           RETURN CONDITION: CHARACTER SENT
                    0064 3
                    0065 3
                    0066 3
                    0.067 3
     (0000)
                    0068 ASTAT:
                                  EQU
                                           ABASE+0 (STATUS REGISTER A
     (0001)
                    0069 ADATA:
                                  EQU
                                           ABASE+1 (DATA REGISTER A
     (0080)
                    00Z0 TBE:
                                  EQU
                                                    SBUFFER EMPTY BUT
                    0.071 3
                    0072 CHROUT: PUSH-
1019 F5
                                                    #SAVE THE CHARACTER
101A DB00
                    00Z3 SCHK:
                                  XXV.
                                           AVASTAT FREAD STATUS
101C E680
                                                    FIRANSMIT BER, EMPTY?
                    0074
                                  CMA
                                           TBE
101E 28FA
                    0.075
                                  JR
                                           ZySCHK
                                                    3LOOP UNTIL READY
1020 F1
                    0.076
                                  bOb
                                                    FRETRIEVE CHARACTER
1021 D301
                    0.077
                                  OUT
                                           ADATARA FIRANSMIT III
1023 09
                    0078
                                  RET
                                                    $DONE
```

# **Character Input Subroutine**

```
0079 3
                     0080 3
                     0081 7
                     0.082
                                   EXAMPLE 3 -- SUBROUTINE TO READ A CHARACTER
                     0083 }
                                                 FROM DEVICE A
                     0084 3
                     0.085 3
                                   SUBROUTINE CHRIN:
                     0.086 3
                                            CALLING PARAMETERS: NONE
                     0.087 -
                                            RETURN CONDUCTION: ASCII CHR IN A
                     0088 3
                     0089
                                                                Z FLAG RESET
                     0090 3
                     0091 3
                                            4014
     (0040)
                                   EQU
                                                     IDATA AVAILABLE BIT
                     0092 RDA:
1024 DB00
                     0093 CHRIN:
                                   MIL
                                            AFASTAT FGET STATUS
1026 E640
                     0094
                                   CMA
                                                     FROUR DATA AVAIL?
                                            ZyCHRIN FLOOP TILL READY
1028 28FA
                     0.095
                                   JR
102A DB01
                     0096
                                   ЖX
                                            AJADATA FREAD CHARACTER
1020 09
                     0.097
                                   RET
                                                     SHOOKE
                     0098 $
                     0099 3
                     0100 3
                     01.01. 3
```



# "Echo" Program

		0102 3	EXAMPLE	4 " [	CHO" PROGRAM	FOR DEVICE A
		0103 ;				
		01.04 3				
		0105 }				
		01.06 }				
1.02D		0107	ORG	1.00H		
	(0200)	0108 STACK	: EQU	200H	#STACK AREA	
03.00	310002	0109	L.D	SPySTAC	KISET STACK F	POINTER
0103	CD0010	0.1.1.0	CALL	INIT	FRESET TUAR	T
0106	CD2410	0111 READ:	CALL	CHRXIN	#WAXT FOR AN	TUPUT
0109	CD1910	0112	CALL	CHROUT	FNOW SEND I	T BACK
0.1.0 C	18F8	0113	JR	READ	£L.OOP	
		0114 3				
0000	ERRORS					



# **TU-ART Kit Assembly Information**

If you purchased your TU-ART as a kit you will find the assembly to be straightforward. The locations of all the components are clearly marked on the pc board itself. Take care that the parts are positioned and oriented properly before they are soldered in place.

When installing the IC sockets note that no socket should be installed in the position marked "status socket." A socket is only used here if there is a need to change the assignment of status bits in the status word, as described on page 3 of this manual.

Also note that three different three-terminal regulators are used in the TU-ART: a 7805, 7812, and 7905.

These regulators are not interchangeable. Take caution that each regulator is installed only in the proper position.

It is important that the "+" end of the tantalum capacitors are oriented as marked on the pc board. The cathode (banded) end of the 1N4742 diode (D1) must be oriented to the left. The flat surfaces of transistor Q1 and Q2 should also face the left.


After soldering all parts in place, install the ICs in their sockets. BE VERY CAREFUL THAT EACH PIN OF EVERY IC IS PROPERLY ENGAGED IN ITS SOCKET. After installing the ICs carefully, inspect your work.

# Parts List

Int	egrat	ed Circuits	Part No.	Integrat	ed Circuits	Part No.
IC	1	7442	010-0022	IC 25	74LS74	010-0055
IC	2	74367	010-0080	IC 26	7805	012-0001
IC	3	74368	010-0079	IC 27	7812	012-0002
IC	4	5501	011-0005	IC 28	74900	010-0083
IC	5	5501	011-0005	IC 29	74L04	010-0074
IC	6	74367	010-0080	IC 30	74367	010-0080
IC	7	74368	010-0079	IC 31	74367	010-0080
IC	8	74LS11	010-0062	IC 32	74367	010-0080
IC	9	75189	010-0077	IC 33	74367	010-0080
IC	10	7406	010-0028	IC 34	74LS00	010-0069
IC	11	75188	010-0076	IC 35	74LS157	010-0046
IC	12	74LS74	010-0055	IC 36	74LS04	010-0066
IC	13	74LS08	010-0064	IC 37	7905	012-0000
IC	14	74367	010-0080	IC 38	7406	010-0028
IC	15	74368	010-0079	IC 39	74LS04	010-0066
IC	16	74367	010-0080	IC 40	74LS04	010-0066
IC	17	74368	010-0079	IC 41	74LS74	010-0055
IC	18	74367	010-0080	IC 42	74LS00	010-0069
IC	19	74367	010-0080	IC 43	74LS03	010-0067
IC	20	74367	010-0080	IC 44	74S373	010-0099
IC	21	74367	010-0080	IC 45	74L04	010-0074
IC	22	74LS32	010-0058	IC 46	74LS136	010-0050
IC	23	74LS08	010-0064	IC 47	74LS136	010-0050
IC	24	74LS11	010-0062	IC 48	74LS74	010-0055

	Capac	itors	Part No.		Resistor	rs	Par	t No.
	C1	0.10 μF	004-0030		R1	1K	001	-0018
	C2	0.05 μF	004-0027		R2	390	001	-0013
	C3	0.10 μF	004-0030		R3	470	001	-0014
	C4	0.10 μF	004-0030		R4	1.5K	001	-0020
	<b>C</b> 5	0.05 μF	004-0027		R5	1.5K	001	-0020
	C6	10.00 μF	004-0032		R6	680	001	-0016
	C7	0.10 μF	004-0030		R7	18K	001	-0032
	C8	0.10 μF	004-0030		R8	18K	001	-0032
	C9	10.00 μF	004-0032		R9	470	001	-0014
	C10	$0.10  \mu F$	004-0030		R10	1.5K	001	-0020
	C11	0.10 μF	004-0030		R11	1.5K	001	-0020
	C12	10.00 μF	004-0032		R12	680	001	-0016
	C13	$0.10~\mu F$	004-0030		R13	390	001	-0013
	C14	$0.10 \mu$ F	004-0030		R14	1K	001	-0018
	C15	$0.10~\mu F$	004-0030		R15	1K	001	-0018
	C16	$0.10~\mu F$	004-0030		R16	330	001	-0012
	C17	$0.10~\mu F$	004-0030		R17	330		-0012
	C18	75.00 pF	004-0007		R18	47		-0003
	C19	75.00 pF	004-0007		R19	47		-0003
	C20	$10.00~\mu F$	004-0032		R20	220		-0010
	C21	$0.05~\mu F$	004-0027		R21	1K		-0018
	C22	$10.00~\mu$ F	004-0032		R22	1K		-0018
	C23	30.00 pF	004-0003		R23	1K		-0018
	C24	$0.10~\mu F$	004-0030		R24	1K		-0018
	C25	$0.10~\mu F$	004-0030	•	RN1	4.7K DIP	003	3-0017
	C26	0.10 μF	004-0030			(15 resistor		
	C27	0.10 μF	004-0030		RN2	4.7K DIP		3-0017
	C28	10.00 μF	004-0032			(15 resistor	·s)	
	C29	10.00 μF	004-0032					
	C30	0.10 μF	004-0030					
	C31	0.10 μF	004-0030		IC Sock	ets		Part No.
	C32	300.00 pF	004-0015			40 :		017.0000
					2 1	40 pin sock		017-0006 017-0004
M	iscellane	ous	Part No.		23	20 pin sock 14 pin sock		017-0004
1	Drintad	circuit board	020-0017		23	16 pin sock		017-0001
	Tillited	Circuit board	020-0017		21	TO PHI SOCK	(013	017 0002
1	10 pole	DIP switch	013-0003					
4	26-pin d	cable sockets	017-0022		D:1/	T		David N.
1	Heatsin	k	021-0017		Diodes/	Transistors		Part No.
5	6-32 scr	ews	015-0000					
5	6-32 nu		015-0013		D1	1N4742 Ze	ner	8000-800
8	2-56 scr		015-0003		D2	1N914		008-0002
8	2-56 nu		015-0014		Q1	2N3906		009-0002
1	Manual	and Schematic	Diagram		Q2	2N3906		009-0002

# Parts Location Diagram



TU-ART REV F



# Theory Of Operation

### Introduction

The TU-ART has ten functional blocks supporting the TMS 5501s:

**Power Supply** Three IC regulators and a zener diode are used to generate  $\pm 5$  and  $\pm 12$  volts.

Crystal Controlled Clock An 8 MHz crystal oscillator is used as an on-board reference to control the internal state machine and to drive the Ø1 and Ø2 clocks of the TMS 55Ø1s.

Address Select Two four-bit address comparators generate base address select signals when the four most significant device address bits of an input or output instruction agree with one of the two base address switch settings on the TU-ART. The base address select signals enable the appropriate TMS 55Ø1 (depending on the current state of the Address Reverse multiplexer).

Function Decode The four function address pins on the TMS 5501s are driven by a read only memory addressed by the lower four bits of the S-100 address bus and status signal WO. The ROM also generates signals for internal bus control.

State Sequencer The internal state sequencer starts up whenever the TU-ART is addressed and cycles the internal bus through an 8080 M3-like sequence. The sequence starts with a SYNC pulse to the 5501s while the internal data bus is strobed with status information appropriate to the type of cycle requested by the processor (IO read, IO write, or Interrupt Acknowledge); continues while data is written or read; and terminates after signalling READY to the processor.

Status Strobe Data bus pins DØ and D1 are controlled by the status strobe circuit during internal SYNC time to select the proper TMS 55Ø1 operation.

Bus Multiplexers The internal data bus is time multiplexed (for status information), direction multiplexed (depending on the type of cycle: read or write), and path multiplexed (depending on the particular read-type function being performed) under control of the state generator and three-state bus drivers.

Serial Interface The TTL level serial output signal

from the TMS 55Ø1s is converted to EIA RS/232 levels and to a teletype compatible current switch. Serial input may be from either EIA or teletype.

Parallel Interface TTL Bus buffers drive the parallel ports. Handshaking signals are controlled by the function decoder ROM.

**Priority Chain** A ripple priority resolver controls Data bit DØ (INTA) on each TMS 55Ø1 during SYNC time. This prevents both devices from responding to an Interrupt Acknowledge cycle from the processor when both devices have active interrupt requests. The priority chain is expandable to multiple boards.

These ten blocks, which are listed in the approximate order of attack for troubleshooting, will be discussed in detail below.

# **Power Supply**

The TMS 5501s require three power supplies:  $V_{CC}$  = +5,  $V_{DD}$  = +12, and  $V_{BB}$  = -5. A -12V source is created by zener diode D1 for the EIA line driver and receiver IC's. The +12 supply is used by the EIA line drivers, the TTY interface, and the 01, 02 clock drivers. The -5 supply is used by the TTY interface.


# **Crystal Controlled Clock**

An 8.000 MHz crystal oscillator generates the TU-ART's timebase. A two-phase, 2MHz clock is derived from the IC41P8 (02TTL) and IC42P6 (01TTL). These signals are followed by high voltage inverters to generate the 12 volt clocks for the TMS 5501s. Transistors Q1 and Q2 form edge-active pullups for the inverters. A 75 pf - 330 ohm differentiator network on the base of each transistor couples a spike from the falling edge of the TTL input into the base. This switches the transistor on briefly and pulls the collector to +12 volts. A 47 ohm series resistor in the clock lead reduces ringing and overshoot. The rising edge of the TTL input turns on the 7406 inverter which pulls the collector of the transistor (now off) back to ground.

The state generator is clocked by Ø2TTL and Ø2TTL outputs from IC41P9 and IC41P8.

Clock waveforms are summarized in Figure 9.

# Figure 9 Clock Waveforms



### Address Select

Four-bit address comparison is performed by open collector exclusive or gates IC46 and IC47. Incoming address lines are deglitched and inverted by 74LØ4 inverters, then ex-ored with 4 bits from the DIP switch base address select positions. A closed switch matches a "1" on the Address bus; an open switch matches a "O" on the Address bus; when all four bits match and SOUT or SINP is active then the open collector wired — and node will go high. If the node at RN2P7 is high Base Address B is being selected. If RN2P5 is high Base Address A is being selected. When Device A is addressed IC43P6 pulls down the Device B select node to prevent bus conflict if both base addresses accidentally have been set equal. When either Device select is active IC4ØP1Ø goes low, enabling the Function Decoder ROM. Multiplexer IC35 performs Base Address reversing when its select pin goes low. In the normal case Device A select enables the CE driver of IC4, while Device B select enables the CE driver of IC5. Base address reversing enables IC5 in IC4's place and vice versa. The select pin of the MUX, IC35P1 is controlled by the signal applied to J2P1 or J3P1; or, if DIP Switch 2 is closed, by IC4P31 (the MSB of Device A's output parallel port).

### **Function Decode**

TTL PROM IC28 is enabled when IC28P15 goes low (which occurs at the beginning of Input and Output cycles). IC28 is not enabled during interrupt acknowledge. When IC28 is enabled, it supplies function address signals to the 4 address pins of the 5501s. IC28P5 goes low during I/O operations involving the parallel ports and drives IC1, a decoder chip which generates Input and Output strobe signals. IC28P6 goes low during Output cycles. This signal controls the incoming bus buffers, generates a state-cycle request by pulling down IC24P10, and is strobed on the internal data bus bit D1 at SYNC time by IC43P3. IC28P7 goes low during INPUT cycles. This signal controls the outgoing bus drivers and generates a state-cycle request by pulling down IC24P9. This signal is not active (floats) during INTA cycles. IC28P9 goes low when the status port of the TMS 5501s is read. This signal controls an internal data path from the TMS 5501s to the output data latch, IC44.

# **State Sequencer**

The heart of the TU-ART is the state sequencer, a four-stage shift register which times the status drivers and data in/out circuits to form an 8080-like internal

bus. The input to the state sequencer, IC25P2, is the signal from IC36P6 (IOREAD + IOWRITE + INTER-RUPT ACKNOWLEDGE). While this signal is low, the state sequencer is held in a reset state by direct clear pins 1 and 13 of ICs 25 and 12. When the input goes high a high level will be shifted to IC25P5 at the first falling edge of Ø2. IC23P8 then goes high, generating a SYNC signal at Pin 19 of both TMS 55Ø1s and turning on status strobe driver IC18 through IC4ØP6 and IC43P1.

The state sequencer is now clocked by the rising edge of Ø2, shifting a high level to IC25P9. IC23P1Ø goes low and remains low until the state sequencer is reset at the end of the I/O cycle. The status strobe drivers are shut off. The TMS 55Ø1 now arranges internal data paths according to the address and status information it received during SYNC time. If the TU-ART is in an IOWRITE cycle the S-1ØØ DO bus receivers IC18 and IC30 are enabled.

The state sequencer is clocked for a third time by Ø2 falling edge, propagating the high level at IC25P9 to IC12P5. The Gate input of the DI bus latch is raised (IC44P11). The PRDY driver IC16 is disabled, signalling "READY" to the CPU, and releasing the bus from its WAIT condition.

The final change in state occurs on the rising edge of  $\emptyset 2$  when IC12P8 goes low. This shuts off the DI latch gate. The state sequencer has completed its cycle and remains in this state until the processor terminates the I/O cycle.


State sequencer timing is summarized in Figure 10.

### Status Strobe

The TMS 5501s have no control pins for DBIN or WR; instead the ICs monitor bits DØ and D1 of the data bus during SYNC for status information. If DØ is high during SYNC, an Interrupt Acknowledge cycle is beginning, and the 5501 will send data to the bus during "T3" of the cycle. If D1 is high an IOREAD operation is beginning and the 5501 whose CE pin was high during SYNC will access the internal register addressed by A3-AØ and present data to the bus at "T3" of the cycle. If D1 is low during SYNC, an IOWRITE operation is beginning and the 5501 whose CE pin was high during SYNC will latch data from the bus during "T3" of the cycle.

Bit D1 is controlled by an open collector nand, IC 43, which is strobed by SYNC. Bit DØ is split into DØA and DØB so that INTA can be sent to the TMS 55Ø1s individually. This is necessary because CE no longer selects the chip during interrupt acknowledge. Three-state driver IC18 controls DØA and DØB during SYNC.

# Figure 10 State Sequencer Timing





# **Bus Multiplexers**

The internal data bus which connects the two TMS 55Ø1s will float while idle. At the beginning of a cycle it is strobed by the status drivers as described in the previous section. Following status the bus assumes one of five configurations (see Figure 11).

- 1. IOWRITE cycle: The S-100 DO bus receivers drive the internal data bus during WR · (T≥T2).
- 2. IOREAD (EXCEPT READ STATUS PORT): The internal data bus is buffered by a set of permanently-enabled 74367 sections, then passed through another set of 74367s, enabled by the assertion of READ and STATUS. These 74367s drive the output latch IC44 which latches during T3 of the internal cycle. IC44 has three state output drivers built in which drive the S-100 D1 bus during DBIN · IOACTIVITY.
- 3. IOREAD STATUS: The buffered internal data bus passes through the status bit select pocket where bits from the 5501 may be arranged arbitrarily in order to control flag bit assignments. The "scrambled" bits are then passed through 74367s which have been enabled by STATUS going low. The output latch operates as before.
- 4. INTA MODE Ø (8Ø8Ø): During MODE Ø INTA the buffered internal data bus bits D3-D5 are routed through 74367s straight to the output latch. The remaining bits are passively pulled high.
- 5. INTA Mode 2 (Z-8Ø): During a mode 2 INTA the buffered internal data bus bits D3-D5 plus INTA B plus A7, A6 and A5 from Base address A form inputs to a set of 74367s which drive the output latch.

# **Serial Interface**

Transmit output from the TMS 55Ø1 is inverted to RS232 levels by IC11 (1488). Output is also provided

from a 7406 high voltage inverter for grounding a 20 mA current source or for TTL level output. The RS232 output idles at -12v, the 7406 output idles at ground (conducting).

Receiver input is taken from an RS232 line receiver, IC9 (1489). IC9 converts RS232 levels to TTL. When a TTY keyboard is used, it switches the bias voltage on IC9 from +12 to -5 which causes TTL level switching at the output.

The output of the 1489 idles at +5 volts.

### **Parallel Interface**

Parallel inputs to the TMS 55Ø1 are TTL buffered by 74367s. Parallel outputs are inverted and buffered by 74368s to keep positive logic. The 74368s may be three stated by grounding DISABLE. Strobe signals are decoded by IC1.


# **Priority Chain**

The TU-ART will respond to an Interrupt Acknowledge cycle from the processor when three conditions are satisfied: 1) The processor has raised SINTA, the Interrupt Acknowledge status signal, 2) one of the TMS 5501s is requesting interrupt (high level on IC4P23 or IC5P23), and 3) no other device higher up the priority chain is requesting an interrupt. The priority chain input at J1 is used to clear IC48, the INTA enable flip flop. Suppose IC4 (Device A) requested an interrupt at the same time as IC5 (Device B). If Priority IN was being held low by a higher priority TU-ART, both sections of IC48 would remain cleared, disabling IC23P5 and IC23P6 from generating SINTA status bits. When Priority IN is allowed to float to +5, the next M1 occurrence will clock the two sections of IC48 (M1 may be the start of an INTA cycle, though it doesn't have to be). Both IC48P5 and IC48P9 go high momentarily because both DEVICE A and Device B have interrupts pending. However IC48P6 ripples through IC13P3 to force IC48P9 low in exactly the same manner as PRIORITY IN from J1. Thus only DEVICE A actually receives the INTA status bit and no bus conflict is allowed.




# Figure 11 Bus Signal Flow







I/O WRITE




I/O READ (NOT STATUS)




I/O READ STATUS



INTA 8080 MODE Ø



INTA MODE 2





# **Application Notes**

# Cromemco TU-ART Interface For The Oliver Audio Engineering Model OP-80A Paper Tape Reader (or any device requiring a parallel port with hand shake)

This routine uses the TU-ART Sense line as a DATA READY flag for the parallel port:

ØØØØ:	F3	DI		DISABLE INTERRUPTS
ØØØ1:	3E Ø4	MVI	A,Ø4H	GET INT. MASK FOR SENS
0003:	D3 Ø3	OUT	Ø3	OUTPUT IT
<b>ØØØ</b> 5:	DB ØØ	IN	ØØ	GET STATUS
ØØØ7:	E6 2Ø	ANI	20	ISOLATE INT. PENDING BIT.
ØØØ9:	CA Ø1 ØØ	JZ	ØØØ1H	WAIT FOR NEW DATA
ØØØC:	DB Ø3	IN	Ø3	CLEAR CAUSE OF INT.
ØØØE:	DB Ø4	IN	Ø4	GET DATA FROM PARALLEL
				PORT & GENERATE NACK

User routine goes here.
Example:

0010: CD 12 E1 CALL PCHR PRINT ASCII CHAR. 0013: C3 00 00 JMP 0000H DO AGAIN

CONNECT RDA TO SENSA LINE (J2 Pin 15)

CONNECT INPSTBA (J2 Pin 2) TO NACK

CONNECT THE EIGHT DATA LINES TO INPUT BITS Ø-7 ON J2

(Pins 4-7 and 10-13)

CONNECT GND TO SIGNAL GND (J2 Pin 14)

CONNECT +5V TO VCC (Pin 3)

# **Using The TU-ART In 4FDC Systems**

The TU-ART is often used to provide additional I/O facilities in systems based around the Cromemco 4FDC Disk Controller. Since the 4FDC has a built-in I/O port which is addressed at ØØH (base address), the TU-ART will conflict if the usual addresses of ØØH and 5ØH are used. We recommend 2ØH and 8ØH for Device A base

address and Device B base address, respectively.

If CDOS is used, the TU-ART will be initialized for you. If CDOS is not used you must be certain to initialize both sections of the TU-ART (even if only one section is used) to prevent spurious interrupts.

# **ASCII** Character Codes

	DEC	CHAR	DEC	CHAR	DEC	CHAR	DEC	CHAR
	ØØØ	CTRL-@	Ø33	į.	Ø66	В	Ø99	С
	ØØ1	CTRL-A	Ø34	"	Ø67	С		
	Ø <b>Ø</b> 2	CTRL-B	1		Ø68	D	100	d
	ØØ3	CTRL-C	Ø35	#	Ø69	Е	1Ø1	е
Q	ØØ4	CTRL-D	Ø36	\$			102	f
			Ø37	%	Ø7Ø	F	103	g
1	ØØ5	CTRL-E	Ø38	&	Ø71	G	104	h
1	ØØ6	CTRL-F	Ø39	,	Ø72	Н		
	ØØ7	CTRL-G			Ø73	1	1Ø5	i
	ØØ8	BS ·	Ø40	(	Ø74	J	1Ø6	j
Q	ØØ9	HOR.TAB	Ø41	)			1Ø7	k
			Ø42	*	Ø75	K	1Ø8	
1	Ø1Ø	LINE FEED	Ø43	+	Ø76	L	1Ø9	m
Q	<b>011</b>	VERT. TAB	Ø44	,	Ø77	M		
	<b>0</b> 12	FF			Ø78	N	11Ø	n
	<b>Ø</b> 13	CR	Ø45	-	Ø79	0	111	0
Q	<b>Ø14</b>	CTRL-N	Ø46				112	р
			Ø47	/	Ø8Ø	Р	113	q
	<b>0</b> 15	CTRL-O	Ø48	Ø	Ø81	Q	114	r
	<b>0</b> 16	CTRL-P	Ø49	1	Ø82	R		
	<b>0</b> 17	CTRL-Q			Ø83	S	115	S
	<b>ð</b> 18	CTRL-R	Ø5Ø	2	Ø84	Т	116	t
Q	ð19	CTRL-S	Ø51	3			117	u
			Ø52	4	Ø85	U	118	V
- 1	02Ø	CTRL-T	Ø53	5	Ø86	V	119	w
	ð21	CTRL-U	Ø54	6	Ø87	W		,
	<b>0</b> 22	CTRL-V		i	Ø88	Х	12Ø	Х
	023	CTRL-W	Ø55	7	Ø89	Υ	121	У
Q	ð24	CTRL-X	Ø56	8			122	Z
			Ø57	9	Ø9Ø	Z	123	{
	<b>0</b> 25	CTRL-Y	Ø58	:	Ø91	[	124	1
	Ø26	CTRL-Z	Ø59	;	Ø92	\		
	<b>0</b> 27	CTRL-[			Ø93	]	125	}
	<b>0</b> 28	CTRL-\	Ø6Ø	<	Ø94	<b>†</b>	126	-
Q	<b>0</b> 29	CTRL-]	Ø61	=			127	DEL
		,	Ø62	>	Ø95	-		
	Ø3Ø	CTRL-∱	Ø63	?	Ø96	′		
	<b>0</b> 31	CTRL	Ø64	@	Ø97	а		
Q	<b>0</b> 32	SPACE	Ø65	Α	Ø98	b		
					· · · · · ·			

CTRL = Control Character

CR = Carriage Return
DEL = Rubout

BS = Backspace

FF = Form Feed

# Warranty

Your factory-built TU-ART is warranted against defects in materials and workmanship for a period of 90 days from the day of delivery. We will repair or replace products that prove to be defective during the warranty period provided that they are returned to Cromemco. No other warranty is expressed or implied. We are not liable for consequential damages.

Should your factory-built TU-ART fail after the warranty period, it will be repaired, provided that it is returned to Cromemco, for a fixed service fee. We reserve the right to refuse to repair any product that in our opinion has been subject to abnormal electrical or mechanical abuse. The service fee is currently \$70 and is subject to change.

Your assembled TU-ART kit will be repaired, provided that it is returned to Cromemco, for a fixed service fee. We reserve the right to refuse to repair any kit that in our opinion has not been assembled in a workmanlike manner or has been subject to abnormal electrical or mechanical abuse. Payment of the service fee must accompany the returned merchandise. The service fee is currently \$70 and is subject to change.